The simulation and analysis of mechanical stress that electronic cards are subject to during the testing phase allows us to verify and validate the testability of electronic products by checking whether the product has enough counter-pressure zones relative to the number and location of test chips.